Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Interpret
as NVIC_ICER[14]
Description
Interrupt Clear-Enable Register (n)
Fields
CLRENA
Allows to disable an interrupt or read the status. For each bit:
Read 0x0: Interrupt is disabled
Read 0x1: Interrupt is enabled
Write 0x0: No effect
Write 0x1: Disable interrupt